



1. Read the problem specification and reduce to a block diagram.



4-Bit Synchronous Counter Block Diagram

2. Find the block that is a sequential circuit and draw a symbolic state diagram.



Simplified 4-Bit Synchronous Counter Symbolic State Diagram

3. Develop a symbolic PRESENT – NEXT STATE table.

PRESENT STATE	NEXT STATE
0	1
1	2
2	3
3	4
4	5
5	6
6	7
7	8
8	9
9	10
10	11
11	12
12	13
13	14
14	15
15	0

4. Determine the number of flip-flops, assign states, and revise the PRESENT – NEXT STATE table.

PRESENT STATE					NEXT STATE				
Symbolic	B_3	B_2	B_1	B_0	Symbolic	B_3	B_2	B_1	B_0
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	10	1	0	1	0
10	1	0	1	0	11	1	0	1	1
11	1	0	1	1	12	1	1	0	0
12	1	1	0	0	13	1	1	0	1
13	1	1	0	1	14	1	1	1	0
14	1	1	1	0	15	1	1	1	1
15	1	1	1	1	0	0	0	0	0

Present-State-Next-State Table

5. Develop a NEXT STATE DECODER for several kinds of flip-flops.


PRESENT STATE					NEXT STATE					NEXT STATE DECODER							
Sym	B_3	B_2	B_1	B_0	Sym	B_3	B_2	B_1	B_0	J_{B_3}	K_{B_3}	J_{B_2}	K_{B_2}	J_{B_1}	K_{B_1}	J_{B_0}	K_{B_0}
0	0	0	0	0	1	0	0	0	1	0	x	0	x	0	x	1	x
1	0	0	0	1	2	0	0	1	0	0	x	0	x	1	x	x	1
2	0	0	1	0	3	0	0	1	1	0	x	0	x	x	0	1	x
3	0	0	1	1	4	0	1	0	0	0	x	1	x	x	1	x	1
4	0	1	0	0	5	0	1	0	1	0	x	x	0	0	x	1	x
5	0	1	0	1	6	0	1	1	0	0	x	x	0	1	x	x	1
6	0	1	1	0	7	0	1	1	1	0	x	x	0	x	0	1	x
7	0	1	1	1	8	1	0	0	0	1	x	x	1	x	1	x	1
8	1	0	0	0	9	1	0	0	1	x	0	0	x	0	x	1	x
9	1	0	0	1	10	1	0	1	0	x	0	0	x	1	x	x	1
10	1	0	1	0	11	1	0	1	1	x	0	0	x	x	0	1	x
11	1	0	1	1	12	1	1	0	0	x	0	1	x	x	1	x	1
12	1	1	0	0	13	1	1	0	1	x	0	x	0	0	x	1	x
13	1	1	0	1	14	1	1	1	0	x	0	x	0	1	x	x	1
14	1	1	1	0	15	1	1	1	1	x	0	x	0	x	0	1	x
15	1	1	1	1	0	0	0	0	0	x	1	x	1	x	1	x	1

Next-State Decoder


$Q(t)$	$\rightarrow Q(t+1)$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

JK Excitation Table

6. Plot the NEXT STATE DECODERS and determine which kind of flip-flop minimizes the logic for the NEXT STATE DECODER.



$$J_{B_0} = 1$$



$$K_{B_0} = 1$$

J_{B_1}

B_3B_2	B_1B_0	00	01	11	10
00	0	0	1	x	x
01	4	0	1	x	x
11	12	0	1	x	x
10	8	0	1	x	x

$$J_{B_1} = B_0$$

K_{B_1}

B_3B_2	B_1B_0	00	01	11	10
00	0	x	x	1	0
01	4	x	x	1	0
11	12	x	x	1	0
10	8	x	x	1	0

$$K_{B_1} = B_0$$

J_{B_2}

B_3B_2	B_1B_0	00	01	11	10
00	0	0	0	1	0
01	4	x	x	x	x
11	12	x	x	x	x
10	8	0	0	1	0

$$J_{B_2} = B_1B_0$$

K_{B_2}

B_3B_2	B_1B_0	00	01	11	10
00	0	x	x	x	x
01	4	0	0	1	0
11	12	0	0	1	0
10	8	x	x	x	x

$$K_{B_2} = B_1B_0$$

J_{B_3}

B_3B_2	B_1B_0	00	01	11	10
00	0	0	0	0	0
01	4	0	0	1	0
11	12	x	x	x	x
10	8	x	x	x	x


$$J_{B_3} = B_2B_1B_0$$

K_{B_3}

B_3B_2	B_1B_0	00	01	11	10
00	0	x	x	x	x
01	4	x	x	x	x
11	12	0	0	1	0
10	8	0	0	0	0

$$K_{B_3} = B_2B_1B_0$$

7. Draw the logic diagram.



Logic Diagram for a 3-Bit Synchronous Counter