• Understand the factors involved in instruction set architecture design.
• Gain familiarity with memory addressing modes.
• Understand the concepts of instruction-level pipelining and its affect upon execution performance.